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The invention described herein may be manufactured 
and used by or for the Government of the United States 
of America for governmental purposes without the pay- 
ment of any royalties thereon or therefor. 
This invention relates to direct current to alternating 
current converters, or inverters as they are commonly 
called, and particularly to an improved static inverter 
of the type providing a single or multiple phase output. 
The uses of inverters are well known as they are employed 
in applications, fixed or mobile, wherever a need exists to 
translate direct current into alternating current. 
Most multiple phase inverters, normally 3-phase, of a 
static type (having no moving parts), appear to follow 
the general type of constn~ction and operation illustrated 
in Morse Re. Pat. 24,053, SkeIton et al. Pat. 2,899,572 and 
Schmidt Pat. 2,953,735, in which the multiple phases are 
derived from appropriately spaced rectangular waves, one 
for each phase. Thus in a 3-phase system three rectangular 
waves are appropriately spaced 120" apart. The difficulty 
with this approach is the large harmonic content (dis- 
tortion) of the output of such inverters, which (1) makes 
filtering very difficult, (2) the required circuits critical in 
operation, and (3) heavy filter components necessary, a 
very important factor where weight is critical, such as in 
aircraft or space vehicles (perhaps the largest users of 
inverters). The unfiltered harmonics which the inverter 
filters must combat often total in excess of 50% of the 
amplibude of the frequency of the inverter. In order to 
meet such high harmonic distortion conditions and re- 
duce the harmonic content to acceptable limits, which for 
many applications is on the order of 5 % ,  design require- 
ments are very rigid. This is particularly so where load 
and/or power factors vary. Such changes often allow 
transients, overshoots in the electrical rectangular wave 
forms involved, of sufficient amplitude to completely de- 
stroy transistor switches which are custon~arily employed 
to switch the electrical wave forms involved. 
It is, accordingly, a prime object of this invention to 
provide an improved inverter which overcomes the afore- 
said formidable difficulties. 
It is a further object of this invention to achieve an 
improved inverter that is inherently stable, reliable, effi- 
cient and adapted in design to packaging in varied environ- 
ments in which inverters are required to operate. 
In accordance with the invention a multiple-phase (a 
single-phase output is also available) static inverter is 
constructed in which the rectangular waves referred to 
above are replaced by stepped waves througfi novel means, 
resulting in the subsiantial elimination of the filter prob- 
leni and achievi~rg sigiiifica~li reductions in weight and 
silbstantial improvements in reliability. An inverter of 
this invention is briefly described as fololiows. A freqtrency 
standard, a very accurate source of alternating current; is 
enipIoyed to generate a multiple of the desired inverter 
output frequency. An example would be a crystal con- 
trolled osciliator operating at 5'7.6 kilocycles (kc.). The 
output of this oscillator is divided down by conventional 
means to a lower rnultiple of the inverter output frequency 
and feeds pulses to a digital circuit which in turn develops 
a plurality of pulse wave trains at the desired inverter 
frequency with succeeding waves differing in time by a 
2 
factor equal to i80°/N where 1.1 Is equai to the nuinber 
of wave trains. The output of the binary circuit, the pltl- 
rality of wave trains, is then fed to N output voltage cod- 
ing circuits. Each of these coding circuits in response to 
its square wave input provides a number of difierent coded 
outputs equal in number to the number of output phases. 
For example, in a 3-phase inverter, each coding means 
will provide three rectangular wave outputs. One output 
from each coding means is combined to produce one 
phase of the inverter alternating current, approximate 
sine wave, output, and the outputs are chosen to achieve 
a selection of anlplitudes which are graduated in a periodic 
manner. The coding of each of the outputs thus combined 
is of a value to provide a stepped output waveform con- 
taining in each step the approximate area of that portion 
of the sine wave of the inverter frequency coincident with 
the time duration of that step. In a like manner adjusted 
outputs are combined to form the other output phases of 
the inverter. 
Techniques such as merely amplifying up from sub- 
circuits to significant power output levels three sine waves 
or stepped waves ("Design Techniques for Static In- 
verters," A. Sorenson, Electrical Manufacturing, Febru- 
ary 1960, p. 91) of appropriate phase to achieve a 3-phase 
output were discarded due to the inherent inefficiency and 
heat dissipation problems involved in operating the amp- 
lifying devices, norn~ally silicon power transistors, in other 
than an on-off switching mode. 
The features of our invention which are believed to be 
novel are defined with particularity in the claims. The in- 
vention itself, both as to its organization and method 
of operation, together 'with further objects and advantages 
thereof, may be best understood by reference to the fol- 
lowing description considered in conjunction with the ac- 
companying drawings in which: 
FIG. 1 is an electrical schematic diagram of a major 
portion of an embodiment of the invention; 
FIG. 2 is a wiring diagram of the output windings of 
voltage coding circuits en~ployed with FIG. 1 and com- 
pletes the overall diagram of an embodiment of the in- 
vention; 
FIG. 3 is a graphic illustration of one phase of an 
output of the circuit set forth in FIG. 1; 
FIG. 4 is a schematic circuit diagram of the sequential 
pulse generator shown in block form in FIG. 1; 
FIG. 5 is a schematic wiring diagram of the voltage reg- 
ulalor circuit set forth as a block diagram in FIG. 1; and 
FIG. 6 is a graphic illustration of an operating charac- 
terislic of the voltage regulator shown in FIG. 5. 
Referring now to FIG. 1 there is shown an overall 
electrical diagram of an embodiment of the invention. 
A frequency standard 10 which has a crystal oscillator 
frequency of 57.6 kc. and a frequency divider, countdown 
circuitry, of a standard type, provides an output frequency 
of 4.8 kc. The 4.8 kc. signal is then fed to sequential 
pulse wave train converter or generator 12 and corrective 
reset circuit 14 which are shown in detail in FIG. 4. The 
converter 1% proviiies substantially square or rectangular 
wave train outputs PI, (Phase I )  throligh P4 (Phase 6) 
as iliustraled by the outpnt waveforms or  wave trains 
;ippeai-ing opposiic terrnirials col-respontli~g to thesc des- 
igt~aiio~ls. Succt:ctii~ig sciiirire waves (e.g. P2 slicceeds PI) 
coilunence at 50" Intervals, 180L/iV wherein the number 
oi wavefoi-rns is equal to 0,  all occi~l.ri~lg at the sitme 
rate. Three output phases ai-e obtained and thus Id is two 
times the number of phases. Here this rate is 400 c.p.s., 
the most common ?-phase frequency. Each of the wave 
or pulse trains is individually amplified in pulse train gen- 
erator 1% to provide control voltages which are applied, 
respectively, to each input transformer 16 of each of the 
voltage coding circuits 18, 20, 22, 24, 26, and 28, only one 
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of which, coding circuit 18, is sliown in detaii since ail i o  exainirne one of iire switchi~ig cii.ctiits, as for ex- 
are identical. ample switching circiiit 45, the collector of transistor 57 
Codirrg circuit 18 consists basic:rlly of a cnnijnon is collpleci to the base of transistor 59 by resistor 61 paral- 
eiilitter push-piill square wave amplifier in which the leled by by-pass or accelerating capacitor 63; similai-iy, 
secondary of input transformer 16 is con~lected between the collector of transistor 59 is coupled to the base of 
the base input of NPN power transistors (e.g. 2N1016) transistor 57 by resistor 65 paralleled by capacitor 67. 
30 and 32 through resistors 34 and 36 which serve to limit Resistor 69 provides an output load for transistor 57 and 
and stabilize the input current. The cornillon emitters con- resistor 71 provides an output load for transistor 59. A 
nect to a center tap 38 on input transformer 16 and to reverse bias of approsinlately 5.5 volts (source not shown 
a common negative terminal of voltage regulator 40, but obtainable as a rectified and regulated output of an 
which, shown in detail in FIG. 5, serves to assure a additional winding on transformer 140 in FIG. 5)  is 
collector voltage source which will provide a constant applied through input' resistor 73 between the base and 
inverter output. A positive voltage is available at the Y emitter of transistor 57 and in a like manner throtlgh 
output terminal of voltage regulator 40 and it is fed input resistor 75 to transistor 59. 
through the center tap 42 of the primary of output trans- 15 Additionally, the input circuitry of each transistor con- 
former 44 to the collectors of transistors 30 and 32. tains an identical input logic circuit which functions to 
Commutating diodes 46 and 48 are connected anode to allow a triggering pulse to be applied to the flip-flop stage 
anode (of the diodes) from collector to collector of the which will appropriately shift operating stages between 
transistors with the diode anodes connected to the tran- electrically adjacent, or succeeding switching circuits, when 
sistor emitters. These diodes serve to pass reverse currents 20 a preceding keying stake is "off" 2nd an input clock pulse 
and, thus, are a protective measure for the transistors in C (4.8 kc.) pulse completes a cycle (with a return to zero) 
instances where reactive loads are present. The output &ring this "off" period. To examine this inpnt circuitry 
side of transformer 44 has three secondaries labeled V a l  more closely, the left flip-flop or bistale stage, the one 
Vbl and V C 1  in terms of the voltage coding assigned each including transistor 57, has two input diodes, diode 77 
(a, b or C )  secondary and the assigned phase (in the 25 and diode 79, the positive terminals of which connect to 
case of coding circuit 18 it is 1 ) .  a common terminal of resistors 81 and 83 and one ter- 
The codings are adjusted or fixed to achieve the correct minal of input capacitor 85. The clock pulses C ,  which 
summation of the stepped wave illustrated in FIG. 3, are positive pulses having an amplitude of approximately 
the three codings of each of the coding circuits being 10 volts, are applied to the negative terminal of diode 
identical as between respective coding circuits. They are 30 77. The negative terminal of diode 79 is connected to 
best illustrated by assuming a value of unity for V ,  and the output of a preceding stage in a manner which will 
then V b  is fixed at  a value v , ( \ /W)  and V ,  at a value 'be described below. The left bistable stage input circuitry 
17,(,/3f2).  ~h~~~ codings which are graduated and ap- is completed by connecting the free terminal of capacitor 
proximately follow an arithmetic progression are achieved 85 a cOnlnlon 84 and 86 and 
by an appropriate number of turns making up each trans- 35 through diode 87 to the base input of transistor 57. The 
former secondary in a standard manner. All transformer free 81 and s4 connect to common 
secondaries from all coding circuits are interconnected as s ~ p p l y  terminal 88 and the free terminals of resistors 83 
illustrated in FIG. 2 in order to achieve the three output and 86 89. In 
phases with a 3-phased 4~ cycle output at terminals A, addition the left bistable stages of switching circuits 
B and C. 40 45, 47, 49, 51 and 53 contain a series connected diode 
FIG. 3 illustrates an example of how one of the phases, 90 interconnecting the base of transistor 57 with the reset 
VAB, is formed by the summation of the transformer Output R of reset circuit 91. Diode 90 is appropriately 
secondaries va5+ vh4+ vC3+vC2+ vbl+ vaG; vBC is sim- poled to pass the negative output of reset circuit 91 which 
ilarly constructed by the summation is developed in a manner to be described. Diode 92 is 
45 similarly connected to the base input of transistor 59 of 
Val+ V b s f V ~ 5 + ~ c 4 +  Vb3+Vn2 switching circuit 55. 
and V C A  achieved iron1 the summation The input circuitry of the right side bistable stages is 
identical to that of the left side just described with the 
Va3f Va4 exception of the reset circuitry in the case of switching 
Each su~l~n~at ion  s of a gradually varying in amplitude 50 circuit 55, as explained above. In view of the identity 
group of pulses where the sequence in variation in ampli- of circuitry the counterpart elements not otherwise iden- 
tudes in periodic. tified in the right side bistable stage are designated by the 
A significant problem in the evolution of this invention addition of the letter a to each reference numeral and thus 
was that of finding a siil~ple but reliable means for gen- their description is not repeated here. 
crating the six phased wave trains illustrated in FIG. 1. g j  Considering now the interswitching circuit connections 
Finally it was discovered that an answer lay in the circuit it will be observed that the interconnections between sus- 
illtistrated in FIG. 4. While this circuit, which we refer ceeding switching circuits follow the pattern of the out- 
to as sequential pulse train generator 12,  resembles gen- put (collector) of transistor 57 in one stage being coupled 
erally what is referred to as a shift register as it employs to the input (base) of the corresponding transistor 57 
a series of flip-flop switching circuits having shift register 60 (left to left) in the next stage (likewise transistors 59 
type input connections, it has unique means for recycling to 59 are so connected) except that the outputs from 
to achieve the continuous sets ot pulse trains iliustrated switching circuit 55 are cross coupled jieft to  right and 
and a unique reset circuit iilsuring accuracy. right to left to the input of switching circuit 45). 
Considering now FIG. 4, i t  will be noted that the se- Reset switching circuit 9): includes input logic circuit 
quential wave train generator 12, contains six hi-stable 85 93 which receives llre 4.8 kc. positive clock pulses c from 
swiicl~ing circuits. frecjr~ency stnndard 10 (FIG, I )  and samples the outp~at 
Ri-stable switching circt~its 45, 47; 49, 58, 53 and 55 of the right stage of switching sii.cuii 53 and left stage 
are identical to the extent indicated above with each of svvitci~ing circuit 55. The 4.8 kc. clock pulses are 
switching circuit containing two amplifier stages forming applied lo the base of transistor 95 (e.g. 21d718A) 
a direct current coupled multi-vibrator capable of re- 70  through forward poled diodes 108 and 189. The output 
taining the conductive state of either the first stage tran- of switching circuit 53 is connected from the collector of 
sistor 57 or the second stage transistor 59 until a conciuc- transistor 59 through diode 97 and resistor 99 !o the base 
ing tra1lsistor is keyed "off" by an "off" pulse, in this of transistor 95 and an or~tpllt of switching circuit 95 
instance a negative pulse as both transistors 57 and 59 is connected fro111 transistor 54 through diode 101 and 
(e.g. 2N7 1 SA) are of the NPN type. 75 resistor 103 to the base of transistor 95. Both diodes 97 
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ant1 ?@I rtre po!ed to pass the pasitive going vo!t.?ge.: '1'1. - c x a n ~ i ! ~ ~  I11c o,%rallo!~ of the reset rircriit i t  wi!? 
which are impressed across them by virtue of these inlet-- be noted that prior to the last merltioned switching ac- 
connections, The output of transistor 95 is coupled tion, transistor 59 of switching circuit 53 was in an "off" 
through capacitor 103 lo PNP transistor 1U5 connected or n~axinium positive voltage output state and this mposi- 
as an emitter follower. 'The output of transistor emitter tive voltage was applied as a first sample voltage to re- 
follower 105, which is the output R of resct circuit 91, set circuit 91 across the series connected combination of 
is coupled in the manner stated above through diode 90 diode 97, resistor 99, and resistor 107. Resistor 107 pro- 
to the input of transistors 57 of switching circuits 45, vides an input impedance through which a reverse bias 
47, 49, 51 and 53. is applied between the base and emitter of transistor 95. 
To consider the operation of the sequential pulse train lo  The effect of the positive voltage from switching cir- 
generator 12 and reset circuit 14 shown in FIG. 4, oh- cuit 53 is to overcome the negative bias, approximately 
serve first that positive polarity rectangular wave clock 5.5 volts, and thus hold the collector voltage of tran- 
pulses c at the rate of 4.8 kc. of an amplitude of approxi- sistor saturated 95, at  a near zero voltage, preventing 
matelly 10 volts are being applied to the input, nega- capacitor 103 in the output circuit of transistor 95 from 
tive, terminal of diodes 77 and 77a of each switching 15 becoming charged and thus developing a reset voltage 
circuit. Then assume that the state of switching circuit prior to this instance. The second sample input to reset 
45 is such that transistor 57 is conducting and is at a circuit 91 is from the collector of transistor 57 of switch- 
saturated state with the voltage at its collector near ing circuit 55 and the voltage at this collector is near 
zero. Looking at the output waveform P1 in FIG. 1 of zero leaving a blocking path through diode 101 in re- 
switching circuit 45, this voltage is represented by the 20 sistor 103 of reset circuit 91 which does not affect the 
initial, lower, voltage position of the waveform (the circuit. Likewise, since the input from transistor 59 of 
output waveforms PI-P6 are with respect to the collec- switching circuit 53 already has produced saturation in 
tor of transistors 57 of the respective switching circuits). transistor 95 the zero to positive clock pulses through 
At the same time it will be observed that the wave- diodes 108 and 109 had no new effect. 
form output P6 of switching circuit 55 is also at a 25 One of the diodes, 108 or 109, which are in series, 
zero value, representing that transistor 57 of switchinp is of a very high speed type such as a IN916 to reduce 
circuit 55 is also saturated. In accordance with the na- capacity effects provided by the diodes in this path and 
ture of each switching circuit, a bistable multi-vibrator prevents faulty switching due to storage of energy. The 
or flip-flop, the collector of transistor 59, the opposite two diodes in series are used in order to insure that 
stage of switching circuit 55 is at a maximum positive 30 the clock pulse drive voltage at its lowest point still 
value as transistor 59 is cut off. Due to the cross cou- does not provide a conductive potential and apply a 
pling between switching circuits 55 and 45 this maxi- gating voltage to transistor 95 at an improper time. 
mum positive voltage from transistor 59 is applied to To examine the output circuit of transistor 95, the right 
the negative input of diode 79 of switching circuit 45. terminal of capacitor 103 and the collector of transistor 
This holds diode 79 in a cut-off condition and the input 35 95 are connected to a positive source by resistor 102 (e.g. 
circuit to transistor 57 is controlled solely by the posi- 3.GK ohms) which provides a charging path for capacitor 
tive clock pulses c which react as follows. During the 103 through resistor 111, the path being between the posi- 
positive portion of a clock pulse, diode 77 is also blocked. tive source terminal 88 and the zero terminal 89 of the 
With the input circuit thus in an open condition and source voltage applied to reset circuit 91. Resistor 113 
because of the relative values of resistors 81 (e.g. 8.2K 40 (e.g. 47K ohms) coupled between the positive terminal 88 
ohms), resistor 83 (e.g. 3.6K ohms), 84 (e.g. 4.7K ohms) and the left terminal of capacitor 103 and resistor 111 
and 86 (e.g. 2.2K ohms) forming voltage dividers on (e.g. 3.6K ohms) coupled between the same terminal and 
each side of capacitor 85, approxin~ately 10 volts de- the zero terminal 89 provide a voltage divider which nor- 
velops across the capacitor with the right terminal of mally holds the voltage at the left terminal of capacitor 
capacitor being of the lower potential, thus negative po- 103 to a very low value. 
tential, with respect to the left terminal. Next, the clock 45 With the application of the next clock pulse to the input 
pulse falls to zero, completing a first clock pulse, and of switching circuit 53, and the switching to an "off con- 
diode 77 conducts, essentially moving the left terminal dition of transistor 57 (as this next clock pulse falls to 
of capacitor 85 to ground which places a negative volt- zero) an "on" or zero voltage from the collector of tran- 
age of approximately 10 volts at the negative terminal sistor 59 is applied to diode 101 and a now unopposed 
of diode 87, with respect to the zero or common ground 50 reverse emitter base bias is applied to transistor 95 to 
terminal 89. This produces current flow through diode turn it off. This allows capacitor 103 to charge to approxi- 
87 and places a cut-off signal on transistor 57 which, mately 20 volts, with the left terminal being negative with 
due to regenerative nature of the switching circuit, as respect to the right terminal. Following the charge of 
mentioned above, causes switching circuit 45 to reverse capacitor 103, which occurred during the half cycle when 
conduction stages and transistor 57 to cut "off" and tran- 55 the clock pulse was zero, the clock pulse rises and tran- 
sistor 59 to turn "on." In this manner the voltage at sistor 95 conducts pulling the right terminal of capacitor 
the collector of transistor 57 rises to produce the ris- 104 to ground. The result is that a negative pulse is applied 
ing or leading edge PI. Following this event the excita- to the input of emitter follower 105 and thence as a nega- 
tion and relation of currents between the output of tran- tive corrective or reset pulse from the output of emitter 
sistor 57 of switching circuit 47 are identical to  the ex- 60 follower 405 to the input of transistors 57 of switching 
citation and relation which previously existed between circuits 45, 87, A?, 54 and 53 anc! to the input of transistor 
the cross coupled output of transistor 59 of sv~itching 59 of switching circ~iit 55. This insures at this point of 
circuit 55 and the inpnt of switching circuit 45 with operation that the left side of the first five stages are in an 
the result that after a second complete cycle of the clock "on'" corrdition and the left side of the last stage is in an 
pulse, switching circuit 49 switches condiiction states 0s "on" condition. It is a feature of this invention that reset 
to produce the leading edge of P2. is accompfished in this manner anci with this timing which 
This process continues between successive switching is not coi~icidental with any other switcl~i~ig action of 
circuits with each cycle of the clock pulse until switch- generator 12 insuring that the corrective effect, if needed, 
ing circuit 53, the next to the last switching circuit, is will not be nullified by negative feedback in the form of 
switched to produce the leading edge of P5. At this $0 incorrect switching at some other point in the circuit. 
point the reset circuit 91 performs its function to insure With the occurrence of the next, sixth, switching pulse 
that the circuit is functioning properly, that is to assure transistor 57 of switching circuit 55 forms, as illustrated 
that transistors 57 of switching circuits 45, 47, 49, 51 in FIG. 1,  the leading edge of P6 thus completing the 
and 53 are in an "off" state and transistor 57 of switch- initiation of the six pulse wave trains. Thereafter, in ac- 
ing circuit 55 is in an "on" state. 75 cordance with the invention, recycling of the pulse train 
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generator is achieved to forin rile trailing edges of each fied current Sow through currer~t iiiz-iiting resistor 156 
phase by cross coupling the intcr~conneclions of switchirig and positive magnetic feedba.ck winding 458 comnlon to 
ci!-cuits 55 and 45, ihc output of transistor 57 of co~cs  130 and 132 back to a center tap 160 of winding 
s\vitchir~g circuit 55 being coripied to $he inprit of tr-an- 142. Resistor 162 is connected in parallel across the se- 
sistor 59 of switching circuit 45. .. ries cil-cuit of resistor IS6 and feedback winding 158 and 
To illustrate the operation, observe that the "off" maxi- is of a value to appropriately divide the current between 
mum value potential of switchi~lg circuit 55, appearing at winding 158 and resistor 16% to obtain the desired level 
the collector of transistor 57, is coupled to the negative of positive feedback and thus desired rate of response. 
input of diode 790 of switching circuit 45 feeding transistor As indicated above, the output of the Zener bridge circuit 
59. As a result diode 99n is blocked as is diode 770 during 116 feeds winding 128, and it in turn opposes the flux 
the positive excursion of the clock pulse in the half cycle created by current flow through windings 146, 150 and 
preceding the point of switching. In this mode capacitor 158. The output of ~nodulator 134 appears, as indicated 
85a of switching circuit 45 is charged by the =lpply voltage across resistors 152 and 154 and is fed to  current ampli- 
to (he polarity indicated. Now when the clock pulse drops fier 164 and then to rectifier 166 in which the output of 
to near zero the right terminal of capacitor 850 likewise 15 amplifier 164 is rectified and filtered to provide a direct 
drops, as previously explained, and the negative (turn-off) current variable boost voltage which, as indicated, is 
switching potential is applied to the base of transistor 59 added to the voltage o ~ ~ t p u t  (e.g. 28 volts) of battery 
turning it off. This of course has the opposite effect on 168. This combined output which forms regulated output 
transistor 57 of switching circuit 45 as the output of tran- is then provided, as shown in FIG. 1, to the collector cir- 
sistor 59 applies a turn-on potential to the base input of 20 cuits of transistors 30 and 32 of coding circuits 18, 20, 
transistor 57. This action is reflected by the trailing edge 22, 24, 26 and 28. An unregulated source of 20 volts 
of PI. In a like manner the switching action continues positive for the collectors of transistors 57, 59 and 95 
down the right-hand transistors as it did down the left- is obtainable through resistor 170 connected to the posi- 
hand transistors to achieve successive trailing edges of tive terminal of battery 168. 
the pulse trains P1 through P6 to conlplete the formation 25 The amount of voltage boost provided by the output 
of the first pulse of each phase. At the conclusion of the of rectifier 166 to achieve a constant inverter output is 
first series of pulses the action is repeated due to the cross determined as follows. With a given output load on the 
coupling which indicates switching down the left side of output of the inverter (connected to terminals A, B and C 
the switching circuits again. of FIG. 2)  the center tap 123 of potentiometer 120 is 
Constant output voltage of the inverter of this inven- 30 adjusted to provide the degree of biasing current to mag- 
tion is maintained by means of novel voltage regulation netic modulator winding 128 which will provide the de- 
circuitry set forth in detail in FIG. 5 which provides a sired alternating current output at terminals A, B and 
variable voltage boost. The 3-phase orttput of the in- C. Referring to FIG. 6, assume that with an output from 
verter, appearing at terminals A, B, and C is applied to the secondary winding 142 of transformer 140 corre- 
the input of 3-phase rectifier 114 connected to provide 33 sponding to the square wave train 172 that the desired 
a direct current voltage varying directly as the amplitude value of inverter output is achieved with a biasing value 
of the 3-phase varies. This direct current output is then which delays saturation and thus output current rise, for 
applied across Zener diode bridge circuit 116 consisting approximately half the period of each half cycle as il- 
basically of two current paths. The first current path is lustrated by the output of modulator 134 shown in modu- 
formed by resistor 118 (e.g. 700 ohms) in series with 'O lated wave train 174. If the output voltage of the inverter 
potentiometer 120 (e.g. 500 ohms) and resistor 122 (e.g. decreases, this decrease will be sensed by bridge circuit 
15K ohms). The second current path consists of Zener 116 and the control current through winding 128 will 
diode 124 (e.g. 1N509) in series with resistor 126 (e.g. decrease, allowing cores 130 and 132 to saturate sooner 
15K ohms). The output current of Zener bridge circuit and the period of each output pulse will expand. Accord- 
116 is taken off between the variable tap 123 of poten- 45 ingly, the filtered output of rectifier 166 will increase be- 
tiometer 120 and the interconnection between diode 124 cause of the higher average value of the output and the 
and resistor 126 and flows through flux bias winding I28 total output available at terminals X and Y which supply 
wound on magnetic cores 130 and 132 of magnetic pulse coding circuits 18, 20, 22, 24, 26 and 28 will increase 
width modulator 134. The variable tap serves to allow to provide a compensating increase which will cancel out 
adjustment of the control current in winding 128 pro- [jo the inverter voltage output decrease and thus maintain a 
ducing a variable flux bias which opposes a square wave constant inverter output. If the converse occurs and the 
input of 1.2 kc. to magnetic cores 130 and 132. The voltage at terminals A, B and C increases, the effect will 
square wave input to nlodulator 128 is obtained for exam- be to increase the negative effect flux bias in cores 130 
ple, from frequency standard 10, as by further division the and 132 with the result that the output pulses of mag- 
4.8 kc. signal, or from a separate oscillator. This square 55 netic n~odulator 134 will become narrower and the out- 
wave signal is amplified in amplifier 136 and fed to the put of rectifier 166 in turn will be reduced to return the 
prinlary of winding 138 of transformer 140. A balanced inverter output voltage to its original setting. These com- 
secondary winding 142 of transformer 140 is connected pensating effects of course occur nearly instantaneously 
in the form of a full wave rectifying circuit through mag- with the result that the voltage output of the inverter at 
netic modulator 134 with core 130 energized, or gated, 60 terminals A, B and C remains essentially constant. Reg- 
to saturation with one-half cycle through energizing wind- ulation is achieved very efficiently since only a boost volt- 
ing 146 on core 130 and through rectifier 144. Core 132 age is regulated which, it has been found, works well in 
is similarly gated on the other half cycle by a pulse rtiany applications where the boost is only about one- 
through energizing winding 150 on core 132 and through fourth of the total output voltage. 
rectifier 148. Resistor 152 is in the fit-st leg or phase of cs  Considering now the  inverter of this inlten'iion as a 
the rectifier cii"ciiit ::i~d t i r i is across which appears i:ni \:~Y~ole, II is f i x h i  lo be rrolcd that its l i a r n ~ o n i ~  prod- 
polarity of pulse outpiit as width modulated by winding 1tci.s are reduced substantially in n workable and effec- 
146. Resistor 154 is in the other leg of the rectifier sir- tive manner. The first harmonic that occurs is one less 
cuii and across it appears the opposite polarity pulse out- than the total steps in a complete cycle. Thus with 
put as width modulated by winding 150. Together, re- 70 12 steps as ii1u:strated in FIG. 3 the first harmonic 
sistors 15% and 154; which are brought lo a conlmon is the 11th or 4400 cycles in the case of a 400 cycle 
connection, provide the alternating current pulse outp~rt fnndamental frequency. The amplitude of the first har- 
of secondary winding 142 as pulse njid[h modulated by rnonic is sin~ilarly computed as being one-eleventh the 
rnagnetic modulator 134. From the common connection anlplitude of the fundamental. The nest harmonic is 
between resistors 152 and 154 there is a Full wave recti- "1 one more than the nu~uber of steps, or the 13th harmonic 
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atrti its amplitude is one-thii-teen ti^ tire anri>lit~lde of t l~c  bining o i ~ e  voliage otitprit froin each coding means 
fundamental. The remaining hal-monics occtlr at other to provide a single phase output. 
step n~ultiples 2 1 .  The total harmonic content for the 2. 'The inverter set forth in claim I wherein the number 
12-step case has been computed at approximately 15%. of output phases is three, and 
This is in contrast lo several iimes this percent ~vith the (A) each coding means tlevelops a plurality of gradu- 
one step case of the prior art, and of course the har- ated voltages, 
monics generated in the one-step case are a much lower (B)  further comprises phase combining means for in- 
frequency and thus much harder to filter. It has been tercoupling said voltages to provide successive phased 
found that the filter problem in a case of the inverter stepped waves approximating sine waves. 
described herein is slight in that the first harmonic that 10 3. The inverter set forth in claim 2 wherein said se- 
it must deal with is 4400 cycles and in many applications quential pulse train generator comprises an N number 
illductive loads result in essentially pure sine wave of bistable stages each having a shift register input circuit 
output without any filtering elements being provided to and plural outputs, and wherein plural output interstage 
elirninate the harmonics. Distortion levels below 5% are coupling, except from the last stage to the first stage, 
readily obtainable by simple L-C type filters (not shown) 15 follows a like phase coupling pattern, and the last stage 
tuned to the inverter frequency. to the first stage follows a cross coupling pattern. 
Stability and reliability of operation have been achieved 4. The inverter set forth in claim 3 wherein: 
in the invention by an effective combination of elements (A) N equals six; 
and operation which include pulse train generator 12 as (B) each said coding means develops three said gradu- 
automatically corrected by reset circuit 91, the boost volt- 20 ated voltages; 
age regulator 40, and the operation of power transistors (C) each said summing means combines two of each 
30 and 32 of voltage coding circuit in an off-on switching of the three levels of graduated voltages. 
mode. 5. The inverter set forth in claim 4 wherein: 
It will be readily appreciated that embodiments of (A) each said summing means comprises electrical 
the invention may be compactly packaged, usins for ex- 25 connections for combining said six graduated voltages 
ample micro-module switching circuits in pulse train gen- in such an order that, at one point in time, said sum- 
erator 12 and small, if any, output filtering networks. ming means combines one each of said three levels 
For this reason the inverter is well adapted for aircraft of graduated voltages having a positive potential 
or space vehicles. It, of course, is also adapted for other and one each of said three levels of voltages having 
applications which range from military land vehicles to 30 a negative potential, thereby producing a point on 
laboratory standards in view of the fact that the place- each one of said phased stepped waves where a 
ment, mounting and selection of parts is not generally step of said stepped output wave is of zero voltage 
critical. Power output is only limited by the heat dissipa- level and said stepped output wave is changing in a 
tion capabilities of power transistors 30 and 32, and, as positive direction; 
in the mode of operation employed here operating effi- 35 (B)  said electrical connections being arranged so that, 
ciencies of 89 to 92% are obtained, relatively high out- taking the beginning of said step of zero voltage level 
put? are available from a given type transistor. on said stepped output wave as a reference point, 
The overall efficiency of an inverter constructed in said six graduated voltages are summed, as they 
accordance with the invention will be approximately 80%. change polarity in succession at 30" intervals from 
This is in contrast to the efficiency of 40 to 50% for 40 said reference point, as follows: 
electromechanical type inverters which are generally being (1) a first maximum-level voltage changing from 
employed today in aircraft and space vehicles. negative to positive; 
While there has been described what at present is con- (2) a first intermediate-level voltage changing 
sidered a preferred embodiment of the invention, it 'will from negative to positive; 
be obvious to those skilled in the art that various sub- 45 (3)  a first low-level voltage changing from nega- 
stitutions of elements and modifications and intercon- tive to positive; 
nections of these elements may be made without de- (4) a second low-level voltage changing from pos- 
parting from the invention, and it is aimed in the appended itive to negative; 
claims to cover all such changes and modifications dis- (5) a second intermediate-level voltage changing 
closed that are within the true spirit and scope of the 50 from positive to negative; 
invention. (6)  a second maximum-level voltage changing 
What is claimed is: from positive to negative. 
1. A static inverter comprising: 6 .  The inverter set forth in claim 3 wherein: ('4) pulse generating means for generating a wave (A) each said bistable stage comprises first and second 
train of electrical pulses at a first frequency; 55 amplifiers connected as a direct coupled multi-vi- (B)  a sequential pulse train generator responsive to brator; 
said generating means for providing a plurality, N, (B) said inverter further comprises reset means re- 
of pulse wave trains differing in time by a factor sponsive to the same condition from opposite outputs 
of 180°/N with the time reference being at a sec- of two successive said bistable stages and said pulse 
and frequency, the output frequency of the inverter; 60 generating nleans for developing a reset voltage be- (C) N output voltage coding means, tween the time of occurrence of sequential pulse 
( 1 )  each of said coding means being responsive switching between said successive stages said pulse 
to separate and single pulse wave trains from train generator; 
said pulse train generator and an input direct ( C )  further comprises coupling means for applying 
ciirreiit supply voltage for developing an alter- 65 said reset voltage in a phase lo the input of an am- 
natinz current rectangllnr wave voltage for each plifier in each stage ivhich is in pirase with the car- phase of ihe olrtptli of said inverter and having rect condition of that amplifier. 
a duration corresponding to pulses of said prrlse 
wave train of said pulse wave train generator, 7. The inverter set forth in claim 5 wherein: 
(2) the amplitudes of said rectangular wave 70 (A) said reset means comprises an amplifier biased un- 
ages being adjusted to make available as a sum responsive to input signals except during a period 
of one voltage from each coding means, when when said outputs from said bi-stable stages are 
like polarities are added, a voltage equal to the both in a first condition; 
maximum voltage of an output phase; (B) said pulse generating means has an output frequen- 
(D)  summing means for each output phase for com- 75 cy equal to 2N times the inverter output frequency, 
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providing one cornpiete cycle between successive across said fii'si and secoild resistors for providing 
pulse wave trains, a direct current voltage which varies directly with 
( C )  said reset amplifier comprises ~rtei~ns responsive the ividtk of {lie half-cycle ontputs of said resistors; 
during siiiti excepted period to the output of said ( J )  means responsive to the direct current output of 
generating means for causing said reset amplifier said signal ineans and a direct current supply voltage 
to change states during the half cycle of the pulse source for providing a sum voltage of said last named 
generating means output following an intercircuit output and voltage source to said coding means as 
switching change; said input direct current supply voltage. 
(D)  means, including a capacitor, responsive to the 9. A static inverter comprising: 
output of said reset amplifier for charging said ca- 10 (A) pulse generating means for generating a wave 
pacitor during said half-cycle; train of electrical pulses at a first frequency; 
(E)  means responsive to a change in potential follow- ( B )  a sequential pulse train generator responsive to 
ing said half-cycle to couple a pulse responsive to said generating means for providing a plurality, N, 
the charged said capacitor to provide said reset volt- of pulse wave trains differing in time by a factor 
age. 15 of 180°/N with the time reference being at a second 
8. The inverter set forth in claim 7 farther comprising frequency, the output of frequency of the inverter; 
voltage boost power regulation means and said regulation (C) amplitude coded pulse power output means re- 
means in turn comprising: sponsive to each said pulse train for providing a 
(A) sensing means responsive to the output of said plurality of power output pulses of graduated am- 
inverter for deriving a current which varies directly 20 plitude for each received pulse; 
with the variation in amplitude of said inverter out- (D) summing means for each desired phase output re- 
put; sponsive to each said power output means for selec- (B)  magnetic pulse width modulation means having tively combining in a periodic sequence selected said 
first and second magnetic cores; power output pulses. 
(1) a first winding on said first core, 25. 10. The inverter set forth in claim 9 wherein said 
(2) a second winding on said second core, power output means includes electronic switching means 
(3) third and fourth windings being coupled to operated in an on-off switching mode, switching a direct 
both said cores; current input to provide the output power of said pulse 
(C) a balanced source of alternating current input Power output nieans. 
having first and second and third output terminals, 30 
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